Abstract-We report an asynchronous wake-up circuit with pattern recognition capabilities to duty-cycle biomedical systemon-chips in internet-of-things healthcare applications. The wakeup circuit is based on a level-crossing analog-to-digital converter to reduce both the number of samples and processing power. On-chip voltage references lower the overall system power consumption and reduce the number of external components. The circuit is highly configurable and can be used for a wide variety of applications. A 130 nm CMOS prototype is demonstrated with pathological electrocardiogram with premature ventricular contractions, reaching 74.8% of accuracy with only 2.1 μW at 1 V supply.
I. INTRODUCTION
Internet-of-things (IoT) wearable and implantable healthcare devices are pivotal enablers for early illness detection and chronic disease monitoring. However, long-term high-precision data analytics on biomedical signals are usually required to isolate interesting events, mandating μW-range average power consumption [1] , e.g., when powered by a coin-sized CR2450 button cell. While current biomedical solutions, e.g., wearable system-on-chips (SoCs) [2] , [3] , focus on acute applications, long-term continuous detection is challenging due to the high (mW-range) power consumption spent for 1) high-precision synchronous data acquisition and processing, 2) kHz -range sampling frequency set by sparse events bandwidth, and 3) always-on circuit and systems. However, in biomedical applications signals are generally sparse [4] , alternating long low-activity periods and short informative events where full precision data analytics is required. Thus, duty-cycling of power hungry synchronous circuits is a viable approach to lower the average power consumption, asynchronously activating them only when precision is demanded. Duty-cycling of high-precision synchronous systems in commercial integrated circuits (ICs) rely on simple ultra-low-power (ULP) timers or ULP comparators, though none is suitable for detecting complex biomedical patterns.
An emerging sensing paradigm envisaging major power saving is based on a two-level approach similar to [5] , where an always-on ULP event-driven wake-up System 1 performs lowresolution pattern recognition and eventually wakes up from deep sleep a high accuracy System 2 for in-depth analysis [6] once a target pattern has been detected, indicating the inception of an event of interest. This architecture has the potential to break the power versus precision trade-off in case of rare The presented ultra-low-power pattern recognition wake-up System 1 with on-chip references. The input signal is preamplified, delta-encoded (req, dir) by a LC-ADC and its matching pattern used to wake-up an external asleep System 2.
events, having the first set by the always-on System 1 and the latter determined by the high-accuracy System 2.
Designing always-on wake-up circuits within few μW budget is practically challenging if employing traditional uniform sampling and synchronous processing schemes. However, in case of sparse signals [7] , current consumption can be reduced by employing level-crossing ADC (LC-ADC) instead of uniform sampling conversions [4] . LC-ADC outputs data only if the input signal crosses an upper or lower moving threshold, generating less samples if signal activity is low, thereby naturally reducing subsequent processing. Furthermore, the LC-ADC is amenable to clockless implementations since timing information is self-encoded once a threshold is crossed, not requiring an expensive fast-stabilizing clock generator during the wake-up transient phase. Delta-encoded request and direction (req, dir) LC-ADC output signals can be thus further processed in an asynchronous fashion [8] , [9] , although current implementations do not meet tight μW power budget required for always-on subsystems or reports simulation results [10] only. Since the wake-up in System 1 is not targeting high precision while ULP consumption is paramount, deltaencoded signals can be processed with a small-sized pattern recognition digital circuit where state transitions are asynchronously triggered by the event-driven req signal instead of a system clock.
In this paper a LC-ADC based pattern recognition wake-up circuit is presented. The prototype is validated with pathological ECG signals, programmed to match premature ventricular contractions (PVCs). Even though single PVCs are often benign events, series (> 3) of PVCs lasting less than 30 s are called non-sustained ventricular tachycardia (NSVT), which may be asymptomatic but known to anticipate the often fatal ventricular fibrillation [11] . The accuracy of the prototype reaches 74.8 % when tested with a biomedical signal simulator, while consuming 2.1 μW including signal preamplification and on-chip references. Since the architecture is general and programmable, it can be employed to process also other types of sparse signals with similar characteristics. The paper is structured as follow: Section II details the LC-ADC and pattern recognition blocks, Section III presents measurement results and Section IV concludes the paper.
II. WAKE-UP CIRCUIT IMPLEMENTATION

A. LC-ADC
The block diagrams of the employed LC-ADC are detailed in Fig. 2 a) -d) followed by representative timing diagrams of relevant voltage nodes, e). The continuous-time 1-bit digital-to-analog converter (DAC) tracks the input signal V amp on V DAC . A ±1 LSB offset is injected by charge-sharing on V DAC from one of the two precharged branches (
For example, during phase φ 1 , V amp is tracked on the left and central branch (C 1L ,C 2L ,C 1C ,C 2C ), while the right branch intermediate node is charged to digital logic levels following the dir signal. For every V comp 1 pulse, consequence of V H or V L level-crossing, the φ 1 and φ 2 states toggle disconnecting the right branch and connecting the left branch to the central one, eventually altering V DAC value by ±1 LSB due to charge conservation in the 1-bit DAC. This mechanism is then repeated alternatively for each branch. To guarantee branch charge isolation, the φ 1 and φ 2 switch control lines are non-overlapping. V DAC is compared against three analog levels (V H , V M = V DD /2, V L ) each spaced by 1 LSB, two of them routed by a dir controlled analog multiplexer to the upper comparator. Comp 1 detects when V DAC crosses V H , V L while Comp 2 when crosses V M . The combinational digital logic block generates the required req and dir signals that delta-encodes V Amp and from which the original signal can be reconstructed. The implemented LC-ADC is inspired by [4] but does neither require any additional off-chip voltage references nor hand tuning of the voltage levels. Analog references for switched cap (SC) circuits usually require buffering to quickly drive capacitive loads and attenuate switching noise. However this comes at the cost of static power consumption of the buffers. In this implementation, branch capacitors C 1L/R and C 2L/R are dynamically charged to the rails by power-efficient digital inverters [12] without requiring analog buffers while the static analog voltage references V H , V M , V L are generated by a low-power resistor ladder. The comparators schematic is shown in Fig. 3 . The first stage increases the decision bandwidth and sensitivity while isolating its input from kickback noise. Two subsequent cross-gate stages connected in a positive-feedback provide high-gain and hysteresis to reject noise and reduce power consumption. The fourth stage consist of two backto-back inverters with self-cutoff circuit allowing rail-to-rail output swing without scarifying static power consumption. 
VOLTAGE REF. Fig. 4 depicts a fully-digital asynchronous pattern recognition circuit, consisting of a series of chained states (step x) employed to compare incoming delta-encoded stream of data against a programmed pattern. Within a step, a counter increments / decrements according to the dir value on each req pulse, calculating the algebraic sum dir sum [3: 0] of up-and down-ward level-crossing events. The total number of summed level-crossing events for each step is set by the CNTR N register. After CNTR N level-crossing events have been acquired, the dir sum [3: 0] is compared against programmable thresholds THRSHLD x H and THRSHLD x L. If the digital value falls in between, the next line is asserted advancing the pattern recognition towards step x+1. Else false line is asserted to return to initial state step 0. A target pattern is successfully recognized if the states evolves from state 0 to the last (STPS N) step, meaning that the presented pattern has always been within the predefined thresholds. A matching of the full pattern asserts the wake-up line that may be used to trigger the activation of an asleep external system. Pattern recognition thresholds (2 x STPS N) configuration is critical to maximize class separation between target / non-target variable signals whereas higher values of the CNTR N parameter reduces noise-induced wrong decisions by data averaging.
B. Pattern recognition
III. MEASUREMENT RESULTS
The proposed wake-up circuit has been fabricated in 130 nm CMOS technology and can operate in the 0.9 V -1.2 V supply range. Prior to LC-ADC digitization, 1.5 mV range ECG signals are preamplified (> 40 dB) by an on-chip class AB amplifier shown in Fig. 5 ; its characterization in terms of frequency and precision is reported in Fig. 6 . The acquisition of delta-encoded signals for signal reconstruction requires highsampling frequency (10 Gsps) in order to precisely time stamp level-crossing events. Acquired req and dir signals are postprocessed (reconstructed and interpolated) [13] to compute standard FFT as shown in Fig. 8 . A LC-ADC state-of-the-art comparison is reported in Table I . The LC-ADC presented in our work includes on-chip voltage references and bias distribution as needed in any practical wearable system, respectively accounting for 273 nA and 50 nA, though contributions are not included in Table I to allow a fair comparison. The LC-ADC figure-of-merit (FoM) is limited by the total-harmonicdistortion (THD) component due to: a) mismatch of the 1-bit DAC capacitor array, b) comparators offset and c) references offset. THD could be lowered digitally by employing calibration algorithms, or by tuning the analog voltage references as reported in [4] . However, for the pattern recognition task presented in this paper signal distortion has little impact on the wake-up circuit accuracy as long as it is taken into account when setting the thresholds THRSHLD x H / L. The validation of the pattern recognition circuit has been done with simulated 1 pathologic ECG exhibiting PVCs, shown in Fig. 9 . For the pattern recognition algorithm, 32 thresholds have been tuned to separate between normal contractions (NC) and PVC classes, consuming 0.17 μW in this application. While having zero false positive (FP) classification events is essential to avoid deceptive waking up of System 2, higher FN can be tolerated for NSVT monitoring application since the probability to miss 3 PVCs is 8% and quickly drops for longer-lasting (and thus more dangerous) NSVT episodes.
IV. CONCLUSIONS
In this paper an ULP always-on pattern recognition wake-up circuit have been presented. It can be used to wake-up an external high-precision system, contributing to lower the overall [15] , where f Nyquist is the Nyquist sampling frequency for the LC-ADC input bandwidth.
